



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,320	06/27/2003	Lih-Jyh Weng	3123-554/MAX-017AUS	. 7998
7:	590 11/01/2005		EXAMINER	
Patricia A. Sheehan			CHAUDRY, MUJTABA M	
Cesari and McKenna, LLP 88 Black Falcon Ave. Boston, MA 02210			ART UNIT	PAPER NUMBER
			2133	

DATE MAILED: 11/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/608,320	WENG ET AL.				
Office Action Summary	Examiner	Art Unit				
	Mujtaba K. Chaudry	2133				
The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period varieties to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timused and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	I. sely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
. 1)⊠ Responsive to communication(s) filed on 27 Ju	<u>ıne 2003</u> .					
	action is non-final.					
3) Since this application is in condition for allowar	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-27</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-27</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9) The specification is objected to by the Examine	er.					
10)⊠ The drawing(s) filed on <u>19 December 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correct	tion is required if the drawing(s) is ob	jected to. See 37 CFR 1.121(d).				
11)☐ The oath or declaration is objected to by the Ex	caminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) ☐ Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a))-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:						
 Certified copies of the priority documents have been received. 						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the prio	•	ed in this National Stage				
application from the International Bureau	· · · · · · · · · · · · · · · · · · ·					
* See the attached detailed Office action for a list	of the certified copies not receive	ed.				
Attachment(s)	A) 🗖 1-4	(DTO 442)				
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 	4) Interview Summary Paper No(s)/Mail Da					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal F 6) Other:	atent Application (PTO-152)				

Application/Control Number: 10/608,320

Art Unit: 2133

DETAILED ACTION

Oath/Declaration

The Oath filed June 27, 2003 complies with all the requirements set forth in MPEP 602 and therefore is accepted.

Drawings

The drawings filed December 19, 2003 are accepted.

Specification

The specification filed June 27, 2003 is accepted.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 8 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. It is not clear what is meant by "parity-on-parity check bit."

Claim 21 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. There is no dependency with claim 21 and as such is rendered indefinite.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35

- U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.


Claim 1-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fuoco et al. (USPN 5452429).

As per claim 1, Fuoco et al. (herein after referred to as one entity: Fuoco) substantially teaches (Figure 1 and abstract) a computer system and method with add-on memory cards that have error correction code logic on the card, and logic to do partial writes of data words. The system has a central processing unit (CPU), a BUS interconnecting the CPU and the add-on memory cards. The CPU or associated components are configured to write data and read data from the add-on memory as several data bytes constituting data words. The system is further configured either within the CPU or as a separate function to generate parity bits associated with each of the bytes of data the CPU writes to the add-on memory and to read parity bits associated with data the CPU reads from the add-on memory and regenerate new parity bits and compare the newly generated parity bits with the original parity bits to detect data errors on data read from the add-on memory. The system itself does not contain error correction code (ECC). The add-on memory has ECC logic to identify any byte having a single bit error in the data bytes or the

Application/Control Number: 10/608,320

Art Unit: 2133

parity bits written by the CPU to the add-on memory and to correct all single bit errors in data read from the add-on memory to the CPU. The error correcting code includes logic to generate parity bits in the data bytes written by the CPU to the add-on memory and logic to compare the parity bits written by the CPU with those generated by the error correcting code logic.



Fuoco does not explicitly teach storing the data and parity check bits on a buffer memory as stated in the present application.

However, Fuoco teaches (col. 10 and Figure 7) the RAS and CAS lines are each directed to the input side of OR-gates 80, 82, 84, 86, 88, and 90. The output of the OR-gates 80, 82, 84, 86, 88, and 90 are directed respectively to a series of non-inverting buffers which are minus active enable. The buffers 92, 94, 96, and 98 have inputs from programmable presence detects on the card and the buffers 100 and 102 have grounded input. It is the output from the buffer 100 which is used to detect whether a card is compatible and the output is supplied to one of pins on the SIMM card. The reason for this configuration is that there are only a limited number of

pins on an IBM or other SIMM card, and it is the pin on the card which interacts with the output of buffer 100 which configures the system at all cycles other than read or write or refresh output of buffer 100 will be high. The state will signify the card as either a conventional parity card or a card with ECC on board. Furthermore, the Examiner would like to point out that the buffer memory is a memory that is between data input and active storage. The data input being the information from the process 10 and the active storage being the memory subsystem 22.

Therefore, if would have been obvious to one of ordinary skill in the art at the time the invention was made to check the stored data and parity check bits on a buffer memory. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by storing the data and parity check bits on a buffer memory the system would improve on the communication between the processor and active storage by reducing the number of possible transmitted errors.

As per claim 2, Fuoco substantially teaches, in view of above rejections, (Figure 3) the check bits from the check bit generation 44 and the check bits from the memory are XORed 48 and then a syndrome is generated in reference block 46.

As per claims 3 and 4, Fuoco substantially teaches, in view of above rejections, (col. 3) the address locations in add-on memory are assumed to be 40 bits wide and the data words are written as 4 byte strings with 7 check bits generated thus accounting for 39 of the possible 40 bits in each address. Such a system is conventional and need not be described further. The 40th bit is used as a flag bit for the syndrome decode.

As per claims 5 and 6, Fuoco substantially teaches, in view of above rejections, (col. 3) upon writing data by the CPU 10, parity bits are generated for each byte of information written to

memory by the parity generating and checking device 13 which also checks parity on information read from the memory subsystem 22 during a read cycle to determine parity error. The memory controller also provides the necessary signals, such as Row Activation Strobe (RAS), Column Activation Strobe (CAS), Write Enable (WE), Output Enable (OE), and Address (ADDR), etc. to the memory subsystem 22 as shown in FIGS. 1A and 1B. The memory controller reads and writes both data and parity to each of the DRAM cards 26, also as shown in FIGS. 1A and 1B.

As per claim 7-11, Fuoco substantially teaches, in view of above rejections, (col. 1) the add-on memory has ECC logic to identify any byte having a single bit error in the data bytes or the parity bits written by the CPU to the add-on memory and to correct all single bit errors in data read from the add-on memory to the CPU. The error correcting code includes logic to generate parity bits in the data bytes written by the CPU to the add-on memory and logic to compare the parity bits written by the CPU with those generated by the error correcting code logic.

As per claim 12-22, Fuoco substantially teaches, in view of above rejections, (cols. 4-6 and Table 1) the participating data bits are labeled from 0 to 31. The first 8 data bits are the data bits for the first byte, and the next 8 bits are the data bits for the second data byte, etc. The 7 check bits are generated by XNORing the participating data bits as indicated by the x's in the table. Each check bit is generated by using a unique pattern of data bits in the data word such that when the check bits are regenerated later and the regenerated check bits compared with the original check bits, a single bit error in any data bit or check bit will be identified uniquely as to its location. In generating check bit 1 all of the bits of data byte 1, i.e. bits 0 through 7 are

included, check bit 2 is generated by including all of the data bits in byte 2, i.e. bits 8 through 15, check bit 3 includes all of the eight data bits in byte 3, i.e. data bits 16 through 23, check bit 4 is generated including data bits 24 through 31. It will be apparent to one skilled in the art that using only these data bits which correspond to the data bits in each data word that a parity bit will be generated for each data word, i.e. that bits 0 through 7 forming check bit 1 constitute a parity bit for byte 1, that data bits 8 through 15 constitute a parity bit for byte 2, data bits 16 through 23 constitute a parity bit for the byte 3 and data bits 24 through 31 constitute a parity bit for the data byte 4.

As per claim 23, Fuoco et al. (herein after referred to as one entity: Fuoco) substantially teaches (Figure 1 and abstract) a computer system and method with add-on memory cards that have error correction code logic on the card, and logic to do partial writes of data words. The system has a central processing unit (CPU), a BUS interconnecting the CPU and the add-on memory cards. The CPU or associated components are configured to write data and read data from the add-on memory as several data bytes constituting data words. The system is further configured either within the CPU or as a separate function to generate parity bits associated with each of the bytes of data the CPU writes to the add-on memory and to read parity bits associated with data the CPU reads from the add-on memory and regenerate new parity bits and compare the newly generated parity bits with the original parity bits to detect data errors on data read from the add-on memory. The system itself does not contain error correction code (ECC). The add-on memory has ECC logic to identify any byte having a single bit error in the data bytes or the parity bits written by the CPU to the add-on memory and to correct all single bit errors in data read from the add-on memory to the CPU. The error correcting code includes logic to generate

parity bits in the data bytes written by the CPU to the add-on memory and logic to compare the parity bits written by the CPU with those generated by the error correcting code logic. Fuoco teaches that when writing data by the CPU 10, parity bits are generated for each byte of information written to memory by the parity generating and checking device 13 which also checks parity on information read from the memory subsystem 22 during a read cycle to determine parity error. The memory controller also provides the necessary signals, such as Row Activation Strobe (RAS), Column Activation Strobe (CAS), Write Enable (WE), Output Enable (OE), and Address (ADDR), etc. to the memory subsystem 22 as shown in FIGS. 1A and 1B. The memory controller reads and writes both data and parity to each of the DRAM cards 26, also as shown in FIGS. 1A and 1B.

Fuoco does not explicitly teach storing the data and parity check bits on a buffer memory as stated in the present application.

However, Fuoco teaches (col. 10 and Figure 7) the RAS and CAS lines are each directed to the input side of OR-gates 80, 82, 84, 86, 88, and 90. The output of the OR-gates 80, 82, 84, 86, 88, and 90 are directed respectively to a series of non-inverting buffers which are minus active enable. The buffers 92, 94, 96, and 98 have inputs from programmable presence detects on the card and the buffers 100 and 102 have grounded input. It is the output from the buffer 100 which is used to detect whether a card is compatible and the output is supplied to one of pins on the SIMM card. The reason for this configuration is that there are only a limited number of pins on an IBM or other SIMM card, and it is the pin on the card which interacts with the output of buffer 100 which configures the system at all cycles other than read or write or refresh output of buffer 100 will be high. The state will signify the card as either a conventional parity card or

a card with ECC on board. Furthermore, the Examiner would like to point out that the buffer memory is a memory that is between data input and active storage. The data input being the information from the process 10 and the active storage being the memory subsystem 22.

Therefore, if would have been obvious to one of ordinary skill in the art at the time the invention was made to check the stored data and parity check bits on a buffer memory. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by storing the data and parity check bits on a buffer memory the system would improve on the communication between the processor and active storage by reducing the number of possible transmitted errors.

As per claim 24, Fuoco et al. (herein after referred to as one entity: Fuoco) substantially teaches (Figure 1 and abstract) a computer system and method with add-on memory cards that have error correction code logic on the card, and logic to do partial writes of data words. The system has a central processing unit (CPU), a BUS interconnecting the CPU and the add-on memory cards. The CPU or associated components are configured to write data and read data from the add-on memory as several data bytes constituting data words. The system is further configured either within the CPU or as a separate function to generate parity bits associated with each of the bytes of data the CPU writes to the add-on memory and to read parity bits associated with data the CPU reads from the add-on memory and regenerate new parity bits and compare the newly generated parity bits with the original parity bits to detect data errors on data read from the add-on memory. The system itself does not contain error correction code (ECC). The add-on memory has ECC logic to identify any byte having a single bit error in the data bytes or the parity bits written by the CPU to the add-on memory and to correct all single bit errors in data

read from the add-on memory to the CPU. The error correcting code includes logic to generate parity bits in the data bytes written by the CPU to the add-on memory and logic to compare the parity bits written by the CPU with those generated by the error correcting code logic. Fuoco teaches that when writing data by the CPU 10, parity bits are generated for each byte of information written to memory by the parity generating and checking device 13 which also checks parity on information read from the memory subsystem 22 during a read cycle to determine parity error. The memory controller also provides the necessary signals, such as Row Activation Strobe (RAS), Column Activation Strobe (CAS), Write Enable (WE), Output Enable (OE), and Address (ADDR), etc. to the memory subsystem 22 as shown in FIGS. 1A and 1B. The memory controller reads and writes both data and parity to each of the DRAM cards 26, also as shown in FIGS. 1A and 1B.

Fuoco does not explicitly teach storing the data and parity check bits on a buffer memory as stated in the present application.

However, Fuoco teaches (col. 10 and Figure 7) the RAS and CAS lines are each directed to the input side of OR-gates 80, 82, 84, 86, 88, and 90. The output of the OR-gates 80, 82, 84, 86, 88, and 90 are directed respectively to a series of non-inverting buffers which are minus active enable. The buffers 92, 94, 96, and 98 have inputs from programmable presence detects on the card and the buffers 100 and 102 have grounded input. It is the output from the buffer 100 which is used to detect whether a card is compatible and the output is supplied to one of pins on the SIMM card. The reason for this configuration is that there are only a limited number of pins on an IBM or other SIMM card, and it is the pin on the card which interacts with the output of buffer 100 which configures the system at all cycles other than read or write or refresh output

of buffer 100 will be high. The state will signify the card as either a conventional parity card or a card with ECC on board. Furthermore, the Examiner would like to point out that the buffer memory is a memory that is between data input and active storage. The data input being the information from the process 10 and the active storage being the memory subsystem 22.

Therefore, if would have been obvious to one of ordinary skill in the art at the time the invention was made to check the stored data and parity check bits on a buffer memory. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by storing the data and parity check bits on a buffer memory the system would improve on the communication between the processor and active storage by reducing the number of possible transmitted errors.

As per claim 25, Fuoco et al. (herein after referred to as one entity: Fuoco) substantially teaches (Figure 1 and abstract) a computer system and method with add-on memory cards that have error correction code logic on the card, and logic to do partial writes of data words. The system has a central processing unit (CPU), a BUS interconnecting the CPU and the add-on memory cards. The CPU or associated components are configured to write data and read data from the add-on memory as several data bytes constituting data words. The system is further configured either within the CPU or as a separate function to generate parity bits associated with each of the bytes of data the CPU writes to the add-on memory and to read parity bits associated with data the CPU reads from the add-on memory and regenerate new parity bits and compare the newly generated parity bits with the original parity bits to detect data errors on data read from the add-on memory. The system itself does not contain error correction code (ECC). The add-on memory has ECC logic to identify any byte having a single bit error in the data bytes or the

parity bits written by the CPU to the add-on memory and to correct all single bit errors in data read from the add-on memory to the CPU. The error correcting code includes logic to generate parity bits in the data bytes written by the CPU to the add-on memory and logic to compare the parity bits written by the CPU with those generated by the error correcting code logic. Fuoco teaches that when writing data by the CPU 10, parity bits are generated for each byte of information written to memory by the parity generating and checking device 13 which also checks parity on information read from the memory subsystem 22 during a read cycle to determine parity error. The memory controller also provides the necessary signals, such as Row Activation Strobe (RAS), Column Activation Strobe (CAS), Write Enable (WE), Output Enable (OE), and Address (ADDR), etc. to the memory subsystem 22 as shown in FIGS. 1A and 1B. The memory controller reads and writes both data and parity to each of the DRAM cards 26, also as shown in FIGS. 1A and 1B.

Fuoco does not explicitly teach storing the data and parity check bits on a buffer memory as stated in the present application.

However, Fuoco teaches (col. 10 and Figure 7) the RAS and CAS lines are each directed to the input side of OR-gates 80, 82, 84, 86, 88, and 90. The output of the OR-gates 80, 82, 84, 86, 88, and 90 are directed respectively to a series of non-inverting buffers which are minus active enable. The buffers 92, 94, 96, and 98 have inputs from programmable presence detects on the card and the buffers 100 and 102 have grounded input. It is the output from the buffer 100 which is used to detect whether a card is compatible and the output is supplied to one of pins on the SIMM card. The reason for this configuration is that there are only a limited number of pins on an IBM or other SIMM card, and it is the pin on the card which interacts with the output

of buffer 100 which configures the system at all cycles other than read or write or refresh output of buffer 100 will be high. The state will signify the card as either a conventional parity card or a card with ECC on board. Furthermore, the Examiner would like to point out that the buffer memory is a memory that is between data input and active storage. The data input being the information from the process 10 and the active storage being the memory subsystem 22.

Therefore, if would have been obvious to one of ordinary skill in the art at the time the invention was made to check the stored data and parity check bits on a buffer memory. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by storing the data and parity check bits on a buffer memory the system would improve on the communication between the processor and active storage by reducing the number of possible transmitted errors.

As per claim 26, Fuoco et al. (herein after referred to as one entity: Fuoco) substantially teaches (Figure 1 and abstract) a computer system and method with add-on memory cards that have error correction code logic on the card, and logic to do partial writes of data words. The system has a central processing unit (CPU), a BUS interconnecting the CPU and the add-on memory cards. The CPU or associated components are configured to write data and read data from the add-on memory as several data bytes constituting data words. The system is further configured either within the CPU or as a separate function to generate parity bits associated with each of the bytes of data the CPU writes to the add-on memory and to read parity bits associated with data the CPU reads from the add-on memory and regenerate new parity bits and compare the newly generated parity bits with the original parity bits to detect data errors on data read from the add-on memory. The system itself does not contain error correction code (ECC). The add-

on memory has ECC logic to identify any byte having a single bit error in the data bytes or the parity bits written by the CPU to the add-on memory and to correct all single bit errors in data read from the add-on memory to the CPU. The error correcting code includes logic to generate parity bits in the data bytes written by the CPU to the add-on memory and logic to compare the parity bits written by the CPU with those generated by the error correcting code logic. Fuoco teaches that when writing data by the CPU 10, parity bits are generated for each byte of information written to memory by the parity generating and checking device 13 which also checks parity on information read from the memory subsystem 22 during a read cycle to determine parity error. The memory controller also provides the necessary signals, such as Row Activation Strobe (RAS), Column Activation Strobe (CAS), Write Enable (WE), Output Enable (OE), and Address (ADDR), etc. to the memory subsystem 22 as shown in FIGS. 1A and 1B. The memory controller reads and writes both data and parity to each of the DRAM cards 26, also as shown in FIGS. 1A and 1B.

Fuoco does not explicitly teach storing the data and parity check bits on a buffer memory as stated in the present application.

However, Fuoco teaches (col. 10 and Figure 7) the RAS and CAS lines are each directed to the input side of OR-gates 80, 82, 84, 86, 88, and 90. The output of the OR-gates 80, 82, 84, 86, 88, and 90 are directed respectively to a series of non-inverting buffers which are minus active enable. The buffers 92, 94, 96, and 98 have inputs from programmable presence detects on the card and the buffers 100 and 102 have grounded input. It is the output from the buffer 100 which is used to detect whether a card is compatible and the output is supplied to one of pins on the SIMM card. The reason for this configuration is that there are only a limited number of

pins on an IBM or other SIMM card, and it is the pin on the card which interacts with the output of buffer 100 which configures the system at all cycles other than read or write or refresh output of buffer 100 will be high. The state will signify the card as either a conventional parity card or a card with ECC on board. Furthermore, the Examiner would like to point out that the buffer memory is a memory that is between data input and active storage. The data input being the information from the process 10 and the active storage being the memory subsystem 22.

Therefore, if would have been obvious to one of ordinary skill in the art at the time the invention was made to check the stored data and parity check bits on a buffer memory. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by storing the data and parity check bits on a buffer memory the system would improve on the communication between the processor and active storage by reducing the number of possible transmitted errors.

As per claim 27, Fuoco et al. (herein after referred to as one entity: Fuoco) substantially teaches (Figure 1 and abstract) a computer system and method with add-on memory cards that have error correction code logic on the card, and logic to do partial writes of data words. The system has a central processing unit (CPU), a BUS interconnecting the CPU and the add-on memory cards. The CPU or associated components are configured to write data and read data from the add-on memory as several data bytes constituting data words. The system is further configured either within the CPU or as a separate function to generate parity bits associated with each of the bytes of data the CPU writes to the add-on memory and to read parity bits associated with data the CPU reads from the add-on memory and regenerate new parity bits and compare the newly generated parity bits with the original parity bits to detect data errors on data read from

the add-on memory. The system itself does not contain error correction code (ECC). The add-on memory has ECC logic to identify any byte having a single bit error in the data bytes or the parity bits written by the CPU to the add-on memory and to correct all single bit errors in data read from the add-on memory to the CPU. The error correcting code includes logic to generate parity bits in the data bytes written by the CPU to the add-on memory and logic to compare the parity bits written by the CPU with those generated by the error correcting code logic. Fuoco teaches that when writing data by the CPU 10, parity bits are generated for each byte of information written to memory by the parity generating and checking device 13 which also checks parity on information read from the memory subsystem 22 during a read cycle to determine parity error. The memory controller also provides the necessary signals, such as Row Activation Strobe (RAS), Column Activation Strobe (CAS), Write Enable (WE), Output Enable (OE), and Address (ADDR), etc. to the memory subsystem 22 as shown in FIGS. 1A and 1B.

The memory controller reads and writes both data and parity to each of the DRAM cards 26, also as shown in FIGS. 1A and 1B.

Fuoco does not explicitly teach storing the data and parity check bits on a buffer memory as stated in the present application.

However, Fuoco teaches (col. 10 and Figure 7) the RAS and CAS lines are each directed to the input side of OR-gates 80, 82, 84, 86, 88, and 90. The output of the OR-gates 80, 82, 84, 86, 88, and 90 are directed respectively to a series of non-inverting buffers which are minus active enable. The buffers 92, 94, 96, and 98 have inputs from programmable presence detects on the card and the buffers 100 and 102 have grounded input. It is the output from the buffer 100 which is used to detect whether a card is compatible and the output is supplied to one of pins

Application/Control Number: 10/608,320

Page 17

Art Unit: 2133

on the SIMM card. The reason for this configuration is that there are only a limited number of pins on an IBM or other SIMM card, and it is the pin on the card which interacts with the output of buffer 100 which configures the system at all cycles other than read or write or refresh output of buffer 100 will be high. The state will signify the card as either a conventional parity card or a card with ECC on board. Furthermore, the Examiner would like to point out that the buffer memory is a memory that is between data input and active storage. The data input being the information from the process 10 and the active storage being the memory subsystem 22.

Therefore, if would have been obvious to one of ordinary skill in the art at the time the invention was made to check the stored data and parity check bits on a buffer memory. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by storing the data and parity check bits on a buffer memory the system would improve on the communication between the processor and active storage by reducing the number of possible transmitted errors.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure. Additional pertinent prior arts are included herein for Applicant's review.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Mujtaba K. Chaudry whose telephone number is 571-272-3817.

The examiner can normally be reached on Mon-Thur 9-7:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Albert DeCady can be reached on 571-272-3819. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit 2133

October 18, 2005

Page 18